A Low-noise Fast-settling Pll with Extended Loop Bandwidth Enhancement by New Adaptation Technique
ثبت نشده
چکیده
A new adaptation scheme for low noise and fast settling phase locked loops (PLL’s) is presented. Extended loop bandwidth enhancement is achieved by the adaptive control on the reference frequency and frequency divide ratio. It enables the loop bandwidth in the speed-up mode to greatly exceed the limit of approximately 1/10 of the channel spacing in the integer frequency synthesizer. Based on the proposed adaptation scheme, a 450MHz frequency synthesizer with a 200kHz channel spacing is implemented in 0.5μm CMOS process. In the speed-up mode, the loop bandwidth is enhanced by 16 times, resulting in a fast settling time of 260μs to within 20kHz for a 72MHz frequency step by simulation.
منابع مشابه
Delta-Sigma Modulation in Fractional-N Frequency Synthesis
This paper describes a delta-sigma ( A-Z ) modulation and fractional-S frequency division technique to perform indirect digital frequency synthesis based on the use of a phaselocked loop (PLL). The use of 1 Y modulation concepts results in a beneficial noise shaping of the phase noise (jitter) introduced by fractional-S division. The technique has the potential to provide low phase noise, fast ...
متن کاملA-New-Closed-form-Mathematical-Approach-to-Achieve Minimum Phase Noise in Frequency Synthesizers
The aim of this paper is to minimize output phase noise for the pure signal synthesis in the frequency synthesizers. For this purpose, first, an exact mathematical model of phase locked loop (PLL) based frequency synthesizer is described and analyzed. Then, an exact closed-form formula in terms of synthesizer bandwidth and total output phase noise is extracted. Based on this formula, the phase ...
متن کاملA Digital Integrator for an S-band High-speed Frequency-hopping Phase-locked Loop
Phase-locked loop (PLL) frequency synthesizers used for high-speed data transmission must rapidly hop and lock to new frequencies. The fundamental problem is that the settling time depends inversely on the loop bandwidth, and increasing the bandwidth causes unwanted noise interference and stability problems for the circuit. We demonstrate the feasibility of replacing the analog integrator in th...
متن کاملFast-locking all-digital phase-locked loop with digitally controlled oscillator tuning word estimating and presetting
Design of a fast-locking phase-locked loop (PLL) is one of the major challenges in today’s wireless communications. A recently reported digitally controlled oscillator (DCO)-based all-digital PLL (ADPLL) can achieve an ultrashort settling time of 10 ms. This study describes a new DCO tuning word (OTW) presetting technique for the ADPLL to further reduce its settling time. Estimating the require...
متن کاملDual Loop PLL for a Radio Frequency Transceiver
In this paper, a high frequency dual PLL for a radio frequency transceiver is proposed. This new PLL architecture, which relaxes the trade off design constrains, consists in two PLL loops that drive the same VCO. The first loop has a high current charge pump that drives the high gain VCO side and is aimed to improve the settling time performance. The second loop has a low current charge pump th...
متن کامل